

SCA74 U.S. PTO

10/05503



10/25/02

U.S. UTILITY Patent Application

PATENT NUMBER and
ISSUE DATE

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10065503	10/25/2002	714	726	2133	<i>Dr. C. G. G. G.</i>

****APPLICANTS:** Corbin William; Kessler Brian; Nelson Erik; Obremski Thomas;
Wheater Donald;

KERVEROS

****CONTINUING DATA VERIFIED:**

NONE

*ju oklay***** FOREIGN APPLICATIONS VERIFIED:**

NONE

*ju oklay*PG-PUB DO NOT PUBLISH ☐RESCIND ☐

Foreign priority claimed

☐ yes ☒ no

35 USC 119 conditions met

☐ yes ☒ no

Verified and Acknowledged Examiners's initials

ATTORNEY DOCKET NO

BUR920010217US1

TITLE : Testing logic and embedded memory in parallel

U.S. DEPT. OF COMM./PAT. & TM-PTO-435L (Rev. 12-94)

NOTICE OF ALLOWANCE MAILED

Assistant Examiner

CLAIMS ALLOWED

Total Claims

Print Claim for
O.G.

ISSUE FEE

Amount Due

Date Paid

DRAWING

Sheets Drwg.

Figs. Drwg.

Print Fig.

Primary Examiner

PREPARED FOR ISSUE

Application Examiner

☐ TERMINAL

DISCLAIMER

WARNING: The information disclosed herein may be restricted.
Unauthorized disclosure may be prohibited by the United States Code Title 35,
Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark
Office is restricted to authorized employees and contractors only.

FILED WITH:

☐ DISK (CRF)☐ CD-ROM

(Attached in pocket on right inside flap)

BEST AVAILABLE COPY